Revision History
NVIDIA Vera Rubin · 18 revisions
Sizes are character counts of the article source. The signed number is the change from the previous revision.
Recent edit summaries
Detailed summaries recorded by editors. Generic maintenance summaries are omitted here; every recorded revision remains below. Dates describe the edit, not necessarily the event it covers.
- Verification fix (V9): NVIDIA GB300 NVL72 page showed up to 21 TB through 2025-11-12, 20 TB from 2025-11-13
Version 18 · Sep 25, 2026, 06:51 AM
- Correction: attribute Rubin HBM4 and NVLink bandwidth to CES 2026 (22 TB/s, 1,580 TB/s, 3.6/260 TB/s) vs NVIDIA's September 2026 product page (19.2 TB/s, 1,400 TB/s, 3/216 TB/s); fix per-GPU FP8/FP16 figures (FP16/BF16 is 4 PF per GPU, not 8); drop unsourced 6.4 GT/s arithmetic; source the NVL144-to-NVL72 rename to CES 2026 instead of 'late December 2025'
Version 17 · Sep 25, 2026, 06:27 AM
- Correction: GB300 NVL72 memory is 20 TB HBM3e (NVIDIA listed up to 21 TB in 2025; 20.7 TB is the Vera Rubin NVL72 HBM4 figure); GB200 NVL72 is 13.4 TB (13.5 TB in NVIDIA's 2024 spec); both racks list 576 TB/s; GTC Taipei keynote was June 1 Taipei time, with NVIDIA's releases dated May 31, 2026
Version 16 · Sep 25, 2026, 06:19 AM
- Correction: fixes from an independent fact-check pass (see /corrections)
Version 15 · Sep 15, 2026, 11:33 PM
- Add CUDA Toolkit 13.4 Rubin developer preview (compute capability 10.7 / SM_107) and CDMM default, plus the d-Matrix NVLink Fusion MGX collaboration
Version 14 · Sep 15, 2026, 10:42 PM